Interfacial properties of in situ deposited Si 3 N 4 /Si/p-GaAs metal-insulator-semiconductor structures have been investigated. Conductance loss measurements show that a minimum interface trap density as low as 5.5ϫ10 10 cm Ϫ1 eV Ϫ1 has been achieved on p-type GaAs by using a high quality strained Si interlayer. The quasistatic and high-frequency capacitance-voltage measurements as well as the theoretical high-frequency capacitance-voltage calculation clearly demonstrate the accumulation, depletion, and inversion regions. The interface trap density as a function of the band-gap energy near the midgap has been determined with the conductance method. The reduced band bending ͑0.84 V͒ may be mainly caused by the narrower band gap of the strained Si interlayer. © 1996 American Institute of Physics. ͓S0003-6951͑96͒04828-0͔ Despite many advantages offered by a low gate leakage technology in GaAs, such as metal insulator structures, functional GaAs metal-insulator-semiconductor field-effect transistors ͑MISFET͒ has not yet been realized. The critical task in developing the MISFET devices is to obtain a nearly ideal interface between the insulator and GaAs. Efforts have been made to improve the interface between the insulator and GaAs for decades without much success. In recent years, two approaches have been found to be effective in passivating the surface of GaAs. One is to incorporate a thin Si interlayer ͑ϳ10 Å͒ in the interface between the insulator and GaAs, [1] [2] [3] and the other one is the surface treatment using sulfides.
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cm
Ϫ2 eV Ϫ1 . 6 On the other hand, the interface passivation using a thin Si interlayer has demonstrated a significant improvement with reported interface trap densities in the upper 10 10 cm Ϫ2 eV Ϫ1 . [7] [8] [9] In addition, Huang et al. 10 passivated the ͑110͒ GaAs surface using an approach which combines the above two methods, i.e., the sulfide treatment and the subsequent Si interlayer growth, and obtained an interface trap density of 1ϫ10 12 cm Ϫ2 eV Ϫ1 . However, all of the above attempts utilizing the thin Si interlayer are based on the n-type GaAs. The high quality MIS structures on p-type GaAs, which are crucial for the demonstration and development of the inversion or the enhancement mode MISFETs, have not yet been realized.
In this letter, we report the first successful fabrication of p-type MIS capacitors obtained through the use of in situ deposited Si 3 N 4 /Si/p-GaAs. The results from these devices clearly demonstrate the accumulation, depletion, and inversion regions with a minimum trap density of 5.5ϫ10 10 
Ϫ2 eV Ϫ1 determined by the conductance method. The Si and dielectric depositions were carried out in an electron cyclotron resonance ͑ECR͒ enhanced remote plasma chemical vapor deposition ͑CVD͒ chamber connected with a molecular beam epitaxy ͑MBE͒ chamber through a transfer tube maintained at 2ϫ10 Ϫ9 Torr. Both chambers were maintained at the ultrahigh vacuum ͑UHV͒ ͑ϳ10
Ϫ9 Torr͒ prior to the growth. First, p-GaAs with a doping level of 3ϫ10 16 
Ϫ3 was grown by MBE on an ͑100͒ p ϩ -GaAs substrate. The sample was then transferred to the CVD chamber through the UHV transfer tube without exposing it to any oxygen and other contaminants. In the CVD chamber, an appropriate amount of SiH 4 and He were introduced when the substrate temperature reached 350°C. 10 Å Si layer was then grown on the as-grown p-GaAs at a plasma power of 60 W. A 200-Å-thick Si 3 N 4 layer was subsequently deposited at 250 W and 350°C. No in situ annealing was performed before the Si 3 N 4 growth. After growth, the sample was annealed by rapid thermal annealing ͑RTA͒ at 550°C for 30 s. Finally, a 1200-Å-thick aluminum was thermally evaporated on the top of the sample and patterned by photolithography to form the metal-insulator-semiconductor capacitors with a diameter of 300 m. The high-frequency capacitancevoltage (C -V) measurements were carried out on HP 4284A Precision LCR meter, and the quasistatic C -V measurements were performed on HP 4140B pA meter/dc voltage source with a ramp rate of 50 mV/s scanned from the positive to the negative bias. Figure 1 shows the measured C -V characteristics of the MIS capacitors ͑Si 3 N 4 /Si/p-GaAs͒ and the theoretically calculated high-frequency capacitance-voltage ͑HFCV͒ curve (Si 3 N 4 /p-GaAs͒. The theoretical HFCV was calculated using the approach described in Ref. 12 . There are several outstanding features to be noted. First, the quasistatic C -V ͑QSCV͒ curve dips significantly, indicative of a good interface between the insulator and p-GaAs. The theoretical HFCV is almost coincident with the experimental HFCV, indicating that the capacitor is not in deep depletion. Inversion is clearly demonstrated by the QSCV curve. The maximum frequency dispersion of 120 mV and a hysteresis of 70 mV are demonstrated by the 1 MHz and 1 kHz curves. These results are comparable with those on the n-type GaAs reported in Ref. 9 and much better than those on n-type GaAs reported in Ref. the QSCV is very close to the high-frequency C -V curves in the accumulation and depletion ͑prior to inversion͒ regimes, suggesting a low density of slow states. The discrepancy of the oxide capacitance in accumulation and inversion regions is caused by the longer minority-carrier response time in GaAs than in Si. The minority-carrier response time r ϰ1/n i . 12, 15 For GaAs, n i is small. This leads to a larger r . Thus even in quasistatic condition, the minority carriers may not fully respond to the signal. This causes the discrepancy of the oxide capacitance in accumulation and in inversion. Another evidence is that, at 20 Hz, the CV curve looks like the HFCV curve. The minority carriers in GaAs do not respond to the signal at 20 Hz, while those in Si do respond to it at 20 Hz.
According to Sze, 13 the ideal flat-band voltage ͑without fixed charges in the insulator͒ for p-GaAs is Ϫ1.32 V. Our experimental curve shifts ϩ0.77 V, corresponding to a negative charge density of 1.6ϫ10 12 cm Ϫ2 in the insulator. It is important to extract the interface trap density accurately and adequately. Basically, there are two established approaches for such deduction, i.e., the low-high-frequency capacitance method and the conductance method. 12 The conductance method is much more accurate and sensitive in extracting the interface trap density for low densities. For the capacitance method, the minimum detectable interface trap density is 3ϫ10 10 cm Ϫ2 eV Ϫ1 for a doping level of 1 ϫ10 16 cm Ϫ3 , and for the conductance method, it is possible to detect the interface trap densities at least a decade lower independent of the doping level. 12 This suggests that the conductance method is a more reliable one especially when the interface trap density reaches the 10 10 cm Ϫ2 eV Ϫ1 range. In order to accurately extract the interface trap density, a distribution of the interface trap levels should be considered. The equivalent parallel capacitance C p and conductance G p are given by 12 
C p ϭC
where C D is the capacitance in depletion, C it is the interface trap capacitance, p is the interface trap response time, and is the angular frequency. However, the measured conductance G m and the measured capacitance C m are not equal to the equivalent conductance G p and capacitance C p . The influence of the insulator capacitance C N should be eliminated to obtain the real parallel conductance G p as given by
where C N is equal to the capacitance in strong accumulation. In the frequency and gate voltage range which we are interested in, (C N ϪC m )ӷG m and Eq. ͑3͒ can be further reduced to
Since the insulator capacitance can be determined in accumulation, the real parallel conductance G p can be obtained from the measured conductance G m using Eq. ͑4͒. Another factor which influences the accuracy of the calculation is the series resistance of the bulk. However, because our sample is grown on a p ϩ substrate, this series resistance is very small and it is non consequential. Figure 2 shows the dependence of G m / on at various gate voltages, which can be well described by Eqs. ͑2͒ and ͑4͒. From Eq. ͑2͒, the interface trap density can be calculated at the peaks of the curves of G p / vs plots ͑not from the peaks of the plot of G p / vs V G ͒, using the following relation 12 : where D it is the interface trap density and A is the area of the capacitor. From Fig. 2 , the peak value of G m / at 0.05 V is 1.61 pF, which leads to a minimum interface trap density of 5.5ϫ10 10 cm Ϫ2 eV Ϫ1 calculated using Eqs. ͑4͒ and ͑5͒. This is the lowest interface trap density on p-GaAs ever reported. The minimum interface trap density on n GaAs calculated from the conductance measurements in Ref. 11 is  1ϫ10 11 cm Ϫ2 eV Ϫ1 . Note that the value reported in Ref. 11  is 3ϫ10 10 cm Ϫ2 eV Ϫ1 obtained by the low-frequency capacitance method which, as mentioned earlier, is not a very accurate method at these low interface state densities. Figure 3 shows the interface trap density distribution over the band-gap energy near the midgap. This is derived from the conductance measurements in Fig. 2 . ͑The interface trap density near the midgap can be accurately extracted by the conductance method.͒ From Fig. 3 , it can be seen that the interface trap density increases as the Fermi level moves toward the valence-band edge. However, it is obvious that the very low interface trap density is indeed available near the midgap.
In order to evaluate the quality of the interface in the whole band gap, the total band bending is calculated by integrating the QSCV curve from accumulation to inversion:
where C LF is the QS capacitance, and C N is the capacitance of the insulator. From the measured QSCV curve, we obtained the total band bending ⌬⌿ s of 0.84 V, which is substantially smaller than the band gap potential of GaAs ͑1.42 V͒. This smaller band bending, on one hand, may be due to the higher interface trap density near the bandage. From our experimental results of Si 3 N 4 /Si and SiO 2 /Si MIS capacitors with the interface trap density less than 2ϫ10 10 
cm
Ϫ2 eV Ϫ1 in the midgap, we found that the band bending of Si 3 N 4 /Si interface is only 0.81 V, while that of SiO 2 /Si is 1.06 V. This indicates that the interface of Si 3 N 4 /Si near the bandage is not as good as that of the SiO 2 /Si. On the other hand, the reduced band bending may be caused by the strained Si interlayer. Recently, we calculated the band structure of the strained Si layer using the empirical pseudopotential method and proposed a band structure for the Si/GaAs heterostructure. 14 The band gap of the strained Si interlayer is 0.7 eV. The conduction band offset ⌬E c is 0.33 eV and the valence-band offset ⌬E v is 0.39 eV. For the Si 3 N 4 /Si/GaAs structure, a quantum well forms. There is a confined energy level in the Si conduction band and another one in the valence band. Therefore, the actual gap of the two energy levels should be larger than 0.7 eV, but smaller than 1.42 eV. ͑This problem is under investigation and the detailed results will be published elsewhere.͒ This reduced band bending may be the reflection of the quantum size effect. If the later case is true, the accumulation and inversion may be achieved on the strained Si layer, which may have a significant influence on the MISFET devices. The real situation would be understood only if the inversion mode MISFETs are fabricated.
In summary, the MIS structure on p-GaAs with a minimum interface trap density of 5.5ϫ10 10 cm Ϫ2 eV Ϫ1 near the midgap has been obtained by using a high quality strained Si interlayer. The quasistatic and high-frequency C -V measurements together with the theoretical HFCV data indicate that the accumulation and inversion have been achieved. The reduced band bending ͑0.84 V͒ may be mainly caused by the narrower band gap of the strained Si interlayer. 
